



## FIG. 2

PLAN VIEW SHOWING A CONNECTION BETWEEN METAL WIRING LAYERS IN THE EMBODIMENT





FIG. 2


# FIG. 3

PATTERN VIEW SHOWING AN INTERMEDIATE VIA IN A FIRST SPECIFIC EXAMPLE OF THE EMBODIMENT




# FIG. 4

PLAN VIEW SHOWING A CONNECTION BETWEEN METAL WIRING LAYERS IN THE FIRST SPECIFIC EXAMPLE OF THE EMBODIMENT




**FIG. 5** CROSS-SECTIONAL VIEW SHOWING A CONNECTION BETWEEN METAL WIRING LAYERS IN THE FIRST SPECIFIC EXAMPLE OF THE EMBODIMENT



# FIG. 6

PLAN VIEW SHOWING A CONNECTION BETWEEN METAL WIRING LAYERS IN A SECOND SPECIFIC EXAMPLE OF THE EMBODIMENT



2025500 051504

**FIG. 7** CROSS-SECTIONAL VIEW SHOWING A CONNECTION BETWEEN METAL WIRING LAYERS IN THE SECOND SPECIFIC EXAMPLE OF THE EMBODIMENT





FIG. 7


FIG. 8

FLOW CHART SHOWING A WIRING METHOD FOR AN INTERMEDIATE METAL LAYER PARTITIONING ROUTINE IN THE EMBODIMENT



TOP SHEET OF 10


**FIG. 9** CROSS-SECTIONAL VIEW OF A SEMICONDUCTOR DEVICE HAVING A MULTIPLE LAYER WIRING STRUCTURE





# FIG. 10 PRIOR ART


PLAN VIEW SHOWING A CONNECTION BETWEEN METAL WIRING LAYERS IN CONVENTIONAL TECHNOLOGY



005500.051601


# FIG. 11 PRIOR ART

CROSS-SECTIONAL VIEW SHOWING A CONNECTION BETWEEN METAL  
WIRING LAYERS IN CONVENTIONAL TECHNOLOGY




# FIG. 12 PRIOR ART

VIEW OF A BASIC MINIMUM PATTERN OF A VIA



# FIG. 13 PRIOR ART

PATTERN VIEW SHOWING AN INTERMEDIATE LAYER VIA IN CONVENTIONAL TECHNOLOGY



005550.051601